ODBIERZ TWÓJ BONUS :: »

RISC-V Architecture and DSP Processor Design. Design and implement a high-performance RISC-V DSP core from ISA to SoC Zhang Zhiwei

(ebook) (audiobook) (audiobook) Język publikacji: angielski
RISC-V Architecture and DSP Processor Design. Design and implement a high-performance RISC-V DSP core from ISA to SoC Zhang Zhiwei - okladka książki

RISC-V Architecture and DSP Processor Design. Design and implement a high-performance RISC-V DSP core from ISA to SoC Zhang Zhiwei - okladka książki

RISC-V Architecture and DSP Processor Design. Design and implement a high-performance RISC-V DSP core from ISA to SoC Zhang Zhiwei - audiobook MP3

RISC-V Architecture and DSP Processor Design. Design and implement a high-performance RISC-V DSP core from ISA to SoC Zhang Zhiwei - audiobook CD

Autor:
Zhang Zhiwei
Ocena:
Bądź pierwszym, który oceni tę książkę
Stron:
280
Dostępne formaty:
     PDF
     ePub
Ebook
98,10 zł 109,00 zł (-10%)
98,10 zł najniższa cena z 30 dni

Dodaj do koszyka Dostępny natychmiast po opłaceniu zakupu lub Kup na prezent Kup 1-kliknięciem

Przenieś na półkę

Do przechowalni

RISC-V is reshaping processor innovation with its open and extensible instruction set architecture. But how are high-performance RISC-V digital signal processors (DSPs) designed in practice? This book explores that question through SpringCore, a RISC-V DSP architecture developed for real-time embedded control systems.
Using SpringCore as a case study, the book introduces the architecture of a modern DSP processor and explains key digital design techniques used in its implementation. You will explore DSP architecture concepts, design custom ISA extensions for fixed-point and floating-point acceleration, and examine an 8-stage pipelined processor with hazard handling, zero-overhead loops, a Harvard memory architecture, protection mechanisms, and interrupt handling. The book also covers the surrounding software ecosystem, including an LLVM-based toolchain, debugging with OpenOCD and JTAG, development with an Eclipse-based IDE, and simulation support using tools such as gem5. Finally, it demonstrates how the SpringCore architecture is implemented in the FDM320RV335 DSP chip, which runs at 150 MHz and integrates peripherals such as an ADC and PWM for real-time industrial control.
By the end, you will understand key DSP hardware architecture and custom ISA design principles through the practical example of SpringCore.

O autorze książki

Zhang Zhiwei is a Ph.D., Researcher, and Doctoral Supervisor at the Institute of Automation, Chinese Academy of Sciences (CAS). He serves as Deputy Director of the National Engineering Research Center for Specialized IC Design and leads the Digital Signal Processor research group. With nearly 20 years of experience in DSP architecture and chip development, he has led more than 10 national-level semiconductor projects. His expertise spans DSP microarchitecture, high-performance processor design, and physical implementation, with multiple products deployed at scale.

Packt Publishing - inne książki

Zamknij

Przenieś na półkę
Dodano produkt na półkę
Usunięto produkt z półki
Przeniesiono produkt do archiwum
Przeniesiono produkt do biblioteki
Proszę czekać...
ajax-loader

Zamknij

Wybierz metodę płatności

Ebook
98,10 zł
Dodaj do koszyka
Zamknij Pobierz aplikację mobilną Ebookpoint